ISSN 1000-1239 CN 11-1777/TP

Journal of Computer Research and Development ›› 2021, Vol. 58 ›› Issue (12): 2684-2695.doi: 10.7544/issn1000-1239.2021.20200289

Previous Articles     Next Articles

FPGA Verification for Heterogeneous Multi-Core Processor

Li Xiaobo1,2,3, Tang Zhimin1,2,3, Li Wen3   

  1. 1(State Key Laboratory of Computer Architecture (Institute of Computing Technology, Chinese Academy of Sciences), Beijing 100190);2(School of Computer Science and Technology, University of Chinese Academy of Sciences, Beijing 100049);3(Shanghai Processor Technology Innovation Center, Shanghai 200120)
  • Online:2021-12-01
  • Supported by: 
    This work was supported by the National Key Research and Development Program of China (2018YFB1003501), the National Natural Science Foundation of China (61732018, 61872335), and the Open Program of the State Key Laboratory of Computer Architecture (CARCH201914).

Abstract: With the development of processor architecture, high-performance heterogeneous multi-core processors are emerging. Since the design of high-performance heterogeneous multi-core processor is very complex, in order to reduce the design risk, shorten the verification cycle, carry out software development in advance, reproduce the post-silicon problems, we usually need to build a prototype verification platform of field programmable gate array (FPGA), and based on the FPGA platform to carry out a variety of software and hardware verification and debugging work with different functions. This paper presents a method of debugging and verifying heterogeneous multi-core high-performance processor based on homogeneous FPGA platform which effectively utilizes the architecture characteristics of heterogeneous multi-core processor and the symmetry characteristics of homogeneous FPGA platform, divides FPGA by hierarchical top down method, builds the platform from bottom to up. The combination of speed bridge, adaptive delay adjustment, embedded virtual logic analyzer and other technologies can quickly complete the FPGA platform bring-up and deployment. The proposed multi-core complementary, inter-core replacement simulation method with debug SHELL can verify the target high-performance heterogeneous multi-core processor quickly and completely. Through the FPGA prototyping platform, we have successfully completed the pre-silicon verification,software hardware co-development and testing, post-silicon bug reproduce and also provided a fast hardware platform for the next generation processor’s architecture design.

Key words: heterogeneous multi-core, field programmable gate array (FPGA) prototyping, speed bridge, adaptive delay adjustment, virtual logic analyzer (VLA), inter-core replacement simulation

CLC Number: