%A Ma Chao, Dai Zibin, Li Wei, Nan Longmei, Jin Yu
%T RPRU: A Unified Architecture for Rotation and Bit-Extraction Operations in General-Propose Processor
%0 Journal Article
%D 2018
%J Journal of Computer Research and Development
%R 10.7544/issn1000-1239.2018.20160775
%P 426-437
%V 55
%N 2
%U {https://crad.ict.ac.cn/CN/abstract/article_3642.shtml}
%8 2018-02-01
%X Parallel bit extraction and rotation-shift operations can be completed by bit level permutation. At present, they are mainly implemented independently, which results in the waste of hardware logic resources. Although some of the researches unified the two operations into a single hardware unit, it was required to design two dedicated circuits to implement the routing algorithms for each operation. Consequently, the consumption of the logic resources is still high. To solve this problem, a unified routing algorithm is proposed by studying the mapping principle of rotation-shift and parallel bit extraction operations based on one kind of dynamic multistage interconnect network named Inverse Butterfly Network. The algorithm utilizes the self-routing and recursive characteristics of the network. It not only has high parallelism, but also is simple in hardware implementation, which is conductive to integration for the general-propose processor architecture. On this basis, we also develop a reconfigurable parallel bit extraction hardware unit with rotation-shift function named RPRU, and optimize the critical path of the unit. Then, we synthesize it into CMOS 90nm process. The experimental results show that the area of our RPRU using the unified algorithm is less by 30% than that of the previous design with identical functions.