ISSN 1000-1239 CN 11-1777/TP

计算机研究与发展 ›› 2014, Vol. 51 ›› Issue (12): 2759-2771.doi: 10.7544/issn1000-1239.2014.20131164

• 软件技术 • 上一篇    下一篇

WISHBONE片上总线符号模型检测

逄涛,段振华   

  1. (西安电子科技大学计算理论与技术研究所 西安 710071) (t_pang@126.com)
  • 出版日期: 2014-12-01
  • 基金资助: 
    基金项目:国家“九七三”重点基础研究发展计划基金项目(2010CB328102);国家自然科学基金项目(61003078,61272117,61133001,61272118,91218301,61322202,61202038)

Symbolic Model Checking of WISHBONE on-Chip Bus

Pang Tao,Duan Zhenhua   

  1. (Institute of Computing Theory and Technology, Xidian University, Xi’an 710071)
  • Online: 2014-12-01

摘要: 随着多核体系结构的出现和普及,片上总线逐渐成为影响片上系统功能和性能的关键部件.因此,片上总线的验证成为片上系统设计中一个重要组成部分.模型检测作为一种主流的形式化验证方法,可以自动化穷举搜索系统行为以决定片上系统的设计是否满足设计规范.然而,模型检测受制于状态空间爆炸问题,且现有规范语言如计算树逻辑和线性时序逻辑等的描述能力有限.提出了一种基于命题投影时序逻辑的WISHBONE片上总线符号模型检测方法.该方法将以Verilog硬件描述语言实现的WISHBONE总线转化为以NuSMV模型检测工具的建模语言SMV描述的系统模型,使用命题投影时序逻辑描述WISHBONE总线期望的性质,通过PLSMC工具验证系统模型是否满足期望的性质.实验结果表明该方法能够有效验证WISHBONE片上总线的定性性质,以及时间敏感和迭代性等定量性质.

关键词: 时序逻辑, 符号模型检测, WISHBONE总线, 片上系统, 形式化验证

Abstract: With the advent and popularity of multi-core architecture, on-chip bus (OCB) is gradually becoming the bottleneck of the functionality and performance of the system on chip (SoC). Consequently, the formal verification of OCB turns to be a significant aspect of SoC design. As a key formal verification technique, model checking performs an exhaustive procedure to automatically examine behaviors of SoC and determine if the specifications are satisfied by it. Nevertheless, model checking suffers from state space explosion problem while the expressive power of the existing specification languages such as computation tree logic (CTL) and linear temporal logic (LTL) is limited. This paper presents a propositional projection temporal logic (PPTL) based symbolic model checking approach for WISHBONE on-chip bus. With this approach, the WISHBONE bus designed in Verilog hardware description language (HDL) is transformed to system model described in SMV input language of NuSMV model checker, while the desired property is expressed in a PPTL formula. Then whether the system model satisfies the property or not can be determined with PLSMC, a PPTL symbolic model checking tool proposed in our previous work. The experiment results show that this approach can be applied to the verification of qualitative properties, as well as quantitative properties such as iteration and time duration for WISHBONE on-chip bus.

Key words: temporal logic, symbolic model checking, WISHBONE on-chip bus, system on chip (SoC), formal verification

中图分类号: