FPGA Verification for Heterogeneous Multi-Core Processor
-
摘要: 随着处理器架构的发展,高性能异构多核处理器不断涌现.由于高性能异构多核处理器的设计十分复杂,为了降低设计风险,缩短验证周期,提前进行软件开发,复现硅后问题等,通常需要搭建现场可编程门阵列(field programmable gate array, FPGA)的原型验证平台,并基于FPGA平台开展种类繁多,功能各异的软硬协同验证和调试工作.提出的基于同构FPGA平台对异构多核高性能处理器的FPGA调试、验证方法,有效地利用了异构多核处理器的架构特征,同构FPGA的对称特点,以层次化的方法自顶向下划分FPGA,自底向上构建FPGA平台.结合差速桥、自适应延迟调节、内嵌的虚拟逻辑分析仪(virtual logic analyzer, VLA)等技术可快速完成FPGA平台的点亮(bring-up)和部署.所提出的多核互补,核间替换模拟的调试SHELL等方法可以快速完整地对目标高性能异构多核处理器进行FPGA验证.通过该FPGA原型验证平台,成功地完成了硅前验证,软硬件协同开发和测试,硅后问题复现工作,并为下一代处理器架构设计提供了快速的硬件平台.Abstract: With the development of processor architecture, high-performance heterogeneous multi-core processors are emerging. Since the design of high-performance heterogeneous multi-core processor is very complex, in order to reduce the design risk, shorten the verification cycle, carry out software development in advance, reproduce the post-silicon problems, we usually need to build a prototype verification platform of field programmable gate array (FPGA), and based on the FPGA platform to carry out a variety of software and hardware verification and debugging work with different functions. This paper presents a method of debugging and verifying heterogeneous multi-core high-performance processor based on homogeneous FPGA platform which effectively utilizes the architecture characteristics of heterogeneous multi-core processor and the symmetry characteristics of homogeneous FPGA platform, divides FPGA by hierarchical top down method, builds the platform from bottom to up. The combination of speed bridge, adaptive delay adjustment, embedded virtual logic analyzer and other technologies can quickly complete the FPGA platform bring-up and deployment. The proposed multi-core complementary, inter-core replacement simulation method with debug SHELL can verify the target high-performance heterogeneous multi-core processor quickly and completely. Through the FPGA prototyping platform, we have successfully completed the pre-silicon verification,software hardware co-development and testing, post-silicon bug reproduce and also provided a fast hardware platform for the next generation processor’s architecture design.
-
-
期刊类型引用(11)
1. 袁子轩,张峰,许岗,魏光辉,石永强. 融合MAML和TGAT的机会网络动态链路预测模型. 小型微型计算机系统. 2024(12): 2957-2963 . 百度学术
2. 曹志威,樊志杰,王青杨,韩伟力,李欣. 一种降噪自编码器的复杂网络链路预测算法. 小型微型计算机系统. 2023(03): 665-672 . 百度学术
3. 刘林峰,于子兴,祝贺. 基于门控循环单元的移动社会网络链路预测方法. 计算机研究与发展. 2023(03): 705-716 . 本站查看
4. 王曙燕,巩婧怡. 融合节点标签与强弱关系的链路预测算法. 计算机工程与应用. 2022(18): 71-77 . 百度学术
5. 张瑾,朱桂祥,王宇琛,郑烁佳,陈镜潞. 基于异质图表达学习的跨境电商推荐模型. 电子与信息学报. 2022(11): 4008-4017 . 百度学术
6. 唐明虎. 基于多种信息组合模式的非负矩阵分解链路预测模型. 计算机应用研究. 2021(05): 1393-1397+1408 . 百度学术
7. 顾秋阳,吴宝,池仁勇. 基于高阶路径相似度的复杂网络链路预测方法. 通信学报. 2021(07): 61-69 . 百度学术
8. 许爽,李淼磊. 基于子图特征的科学家合作网络链路预测. 大连民族大学学报. 2020(01): 51-63 . 百度学术
9. 张尚田,陈光,邱天. 基于融合特征的LSTM评分预测. 计算机与现代化. 2020(03): 49-53+59 . 百度学术
10. 顾秋阳,琚春华,吴功兴. 基于子图演化与改进蚁群优化算法的社交网络链路预测方法. 通信学报. 2020(12): 21-35 . 百度学术
11. 李琦,王智强,梁吉业. 基于PU学习的链接预测方法. 模式识别与人工智能. 2019(09): 793-799 . 百度学术
其他类型引用(18)
计量
- 文章访问数: 330
- HTML全文浏览量: 5
- PDF下载量: 174
- 被引次数: 29