基于取指执行时序范畴的多核共享Cache干扰分析
Analysis of Inter-Thread Interference on Shared Cache Multi-Core Architectures Based on Instruction Fetch Timing Frame
-
摘要: 在多核结构中，获得并行应用线程的安全、精确的最坏情况执行时间(worst case execution time, WCET)的最大挑战之一在于共享资源的竞争冲突检测.在共享Cache的多核处理器中，线程在共享Cache中的指令可能被其他并行线程的指令替换，从而导致了线程间在共享Cache上的干扰，因此多核结构下线程WCET需要考虑并行线程间在共享Cache上的干扰.在现有的简单地址映射干扰分析基础上，考虑了指令取指执行时序因素对干扰的影响，提出了非干扰状态的充分不必要条件，根据指令的取指执行时序范畴判断线程在共享Cache上的干扰状态.通过排除非干扰状态，可以进一步精确多核结构中线程的WCET估值.理论分析证明了该方法的有效性.实验结果表明，与当前现有的考虑执行周期和基于逻辑访问先后顺序的方法相比，基于时序方法下的WCET估值分别可以提高12%和7%的精确度.Abstract: In real-time systems, designers need to obtain a safe and tight worst-case execution time (WCET) of applications. It is very challenging for multi-core processors due to the possible inter-thread interference caused by shared resources. For multi-core platforms with shared caches, instructions may be evicted by another co-running thread, which results in inter-thread interference in shared cache. In this case the execution time of applications can not be analyzed independently. The inter-thread interference should be taken into consideration in WCET analysis on multi-core platforms. This paper proposes a sufficient and unnecessary condition of non-interference to analyze the worst-case inter-thread interference by considering the timing frame of instruction fetch. Our approach introduces the consideration of timing frames into the conservative address analysis. Therefore, the worst-case shared cache misses can be reasonably estimated to determine the latency of inter-thread interference in shared cache. Our experiments indicate that the proposed approach improves the tightness of WCET estimation by 12% as compared with the representative related work which proposes an lifetime-based method, and by 7% as compared with another representative related work which is based on the structure order of shared cache accesses.
-
计量
- 文章访问数: 755
- HTML全文浏览量: 0
- PDF下载量: 526
下载:
