Abstract: A new method of on chip tert pattern in buit-in selt-terting formed by a binary Counter and XOR gates is discussed.The designed array can be simplified with linear algebraic synthesis By this approach,a Considerable limited hardware can achieve a good fault coverage and promote the applatiicon of built-in self-testing technique.