Abstract: Based on the research of references and , a new 336 ary PRNS digital adder is designed successfully by using the waver pipelining principle, and is implemented very well with relational F100K chips. Finally, the results of functional testing show that its clock is up to 7ns.