ISSN 1000-1239 CN 11-1777/TP

Journal of Computer Research and Development ›› 2021, Vol. 58 ›› Issue (6): 1242-1245.doi: 10.7544/issn1000-1239.2021.20210164

Special Issue: 2021计算机芯片关键技术前沿与进展专题

Previous Articles     Next Articles

HX-DS09: A Customized Low Power Time Sensitive Networking Chip for High-End Equipment

Quan Wei, Fu Wenwen, Sun Zhigang, Li Tao   

  1. (College of Computer Science and Technology, National University of Defense Technology, Changsha 410073)
  • Online:2021-06-01
  • Supported by: 
    This work was supported by the National Natural Science Foundation of China (61802417, 91938301) and the Open Project of Zhejiang Lab (2020LE0AB01).

Abstract: As a new network technology that can provide high-bandwidth, high-deterministic transmission services, time sensitive networking (TSN) has received extensive attention and research from academia and industry in recent years. However, most domestic TSN devices currently use foreign TSN chips or hardware IP. There is no autonomous TSN chip available for network upgrading of core equipment. To this end, the OpenTSN team has developed a low-power TSN chip HX-DS09 for networks in high-end equipment. The chip can provide sub-microsecond synchronization accuracy, single-hop data transmission delay and jitter. HX-DS09 can work under endpoint, switching and switching endpoint mode, and its power consumption is less than 0.5W. It can satisfy the diversified deterministic networking needs of high-end equipment.

Key words: time sensitive networking (TSN), chip, field bus, Ethernet, delay and jitter, high reliability

CLC Number: