• 中国精品科技期刊
  • CCF推荐A类中文期刊
  • 计算领域高质量科技期刊T1类
Advanced Search
Miao Chunyu, Chen Lina, Wu Jianjun, Zhou Jiaqing, Feng Xuhang. Node Location Verification Framework for WSN[J]. Journal of Computer Research and Development, 2019, 56(6): 1231-1243. DOI: 10.7544/issn1000-1239.2019.20170660
Citation: Miao Chunyu, Chen Lina, Wu Jianjun, Zhou Jiaqing, Feng Xuhang. Node Location Verification Framework for WSN[J]. Journal of Computer Research and Development, 2019, 56(6): 1231-1243. DOI: 10.7544/issn1000-1239.2019.20170660

Node Location Verification Framework for WSN

Funds: This work was supported by the National Natural Science Foundation of China (61502431, 61379023), the Opening Fund of Zhejiang Provincial Top Key Discipline of Computer Science and Technology at Zhejiang Normal University (ZC323014074), and the Zhejiang Provincial Science Technology Department Public Welfare Technology Application Research Project (2015C33060).
More Information
  • Published Date: May 31, 2019
  • Localization is one of the pivot technologies in wireless sensor networks. The traditional node localization schemes consider that the locations of anchors are reliable, which makes these schemes are invalid in some scenarios with unreliable anchors such as drifted anchors, fake anchors and malicious anchors. Aiming at solving this problem mentioned above, a distributed and lightweight node location verification framework (NLVF) is proposed. NLVF offers location verification service as an underlying technic for the traditional localization algorithms, including range-based localization algorithm and the range-free localization algorithm. NLVF can filter out these unreliable anchors by which the application area of traditional localization algorithms is enlarged. UNDA (unreliable node detection algorithm) is the key algorithm of NLVF. It constructs location reputation model based on mutual distance observation between neighbors in WSN. UNDA algorithm improves the localization reliability by filtering out these anchors with inferior location reputations. Extensive experiments are conducted to evaluate the performance of UNDA. Results show that NLVF is adapted to both of range-based and range-free localization schemes. It works better in the presence of three kinds of unreliable anchors. So, it yields general applicability. In addition, UNDA relatively has high accuracy, and the average success rate of detection is more than 95%, so NLVF yields significant practicability.
  • Related Articles

    [1]Kong Hao, Lu Wenyan, Chen Yan, Yan Guihai, Li Xiaowei. Survey of Sort Acceleration Methods on FPGA[J]. Journal of Computer Research and Development, 2024, 61(3): 780-798. DOI: 10.7544/issn1000-1239.202220789
    [2]Qi Le, Chang Yisong, Chen Yuxiao, Zhang Xu, Chen Mingyu, Bao Yungang, Zhang Ke. A System-Level Platform with SoC-FPGA for RISC-V Hardware-Software Integration[J]. Journal of Computer Research and Development, 2023, 60(6): 1204-1215. DOI: 10.7544/issn1000-1239.202330060
    [3]Li Xiaobo, Tang Zhimin, Li Wen. FPGA Verification for Heterogeneous Multi-Core Processor[J]. Journal of Computer Research and Development, 2021, 58(12): 2684-2695. DOI: 10.7544/issn1000-1239.2021.20200289
    [4]Chen Ji, Liu Haikun, Wang Xiaoyuan, Zhang Yu, Liao Xiaofei, Jin Hai. Largepages Supported Hierarchical DRAMNVM Hybrid Memory Systems[J]. Journal of Computer Research and Development, 2018, 55(9): 2050-2065. DOI: 10.7544/issn1000-1239.2018.20180269
    [5]Li Junnan, Yang Xiangrui, Sun Zhigang. DrawerPipe: A Reconfigurable Packet Processing Pipeline for FPGA[J]. Journal of Computer Research and Development, 2018, 55(4): 717-728. DOI: 10.7544/issn1000-1239.2018.20170927
    [6]Zhu Ying, Chen Cheng, Xu Xiaohong, and Li Yanzhe. Design and Implementation of FPGA Verification Platform for Multi-core Processor[J]. Journal of Computer Research and Development, 2014, 51(6): 1295-1303.
    [7]Xia Fei, Dou Yong, Xu Jiaqing, Zhang Yang. Fine-Grained Parallel Zuker Algorithm Accelerator with Storage Optimization on FPGA[J]. Journal of Computer Research and Development, 2011, 48(4): 709-719.
    [8]Wang Jiandong, Zhu Chao, Xie Yingke, Han Chengde, Zhao Zili. FPGA-Based Parallel Real-Time System for 10Gbps Traffic Processing[J]. Journal of Computer Research and Development, 2009, 46(2): 177-185.
    [9]Hao Zhiquan, Wang Zhensong, Liu Bo. Research on Real-Time Realizing PGA Algorithm in FPGA[J]. Journal of Computer Research and Development, 2008, 45(2): 342-347.
    [10]Guo Meng, Jian Fangjun, Zhang Qin, Xu Bin, Wang Zhensong, Han Chengde. FPGA-Based Real-Time Imaging System for Spaceborne SAR[J]. Journal of Computer Research and Development, 2007, 44(3).
  • Cited by

    Periodical cited type(2)

    1. 李翔宇,李瑞兴,曾燕清. 基于改进核函数的支持向量机时间序列数据分类. 信阳农林学院学报. 2021(01): 121-126 .
    2. 宋奎勇,王念滨,王红滨. 基于Shapelets的多变量D-S证据加权集成分类. 吉林大学学报(信息科学版). 2021(02): 205-214 .

    Other cited types(6)

Catalog

    Article views (1155) PDF downloads (479) Cited by(8)

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return