• 中国精品科技期刊
  • CCF推荐A类中文期刊
  • 计算领域高质量科技期刊T1类
Advanced Search
Shen Jianliang, Li Sikun, Liu Lei, Wang Guanwu, Wang Xin, Liu Qinrang. Hierarchical Configuration Memory Design for Coarse-Grained Reconfigurable SoC[J]. Journal of Computer Research and Development, 2017, 54(5): 1121-1129. DOI: 10.7544/issn1000-1239.2017.20150889
Citation: Shen Jianliang, Li Sikun, Liu Lei, Wang Guanwu, Wang Xin, Liu Qinrang. Hierarchical Configuration Memory Design for Coarse-Grained Reconfigurable SoC[J]. Journal of Computer Research and Development, 2017, 54(5): 1121-1129. DOI: 10.7544/issn1000-1239.2017.20150889

Hierarchical Configuration Memory Design for Coarse-Grained Reconfigurable SoC

More Information
  • Published Date: April 30, 2017
  • The generate efficiency and quality of configuration information directly affect the operation effect of the coarse grained reconfigurable SoC. Since the traditional approach treats the configuration memory as a whole, and each processing unit needs to read configuration information from the memory, the operation efficiency is low and the power consumption is large. In this paper, a low power hierarchical configuration information storage architecture is designed, which divides configuration information into separate operating configuration information and interconnect configuration information, and then generates the configuration information based on the context. Experimental results show that the configuration information generation method proposed in this paper can reduce power consumption of 23.7%-32.6% while keeping the same performance. At the same time, because of the separation of the operation and the configuration information, the configuration information capacity is small, so it has a great advantage in configuration speed and performance.

Catalog

    Article views (1073) PDF downloads (541) Cited by()
    Turn off MathJax
    Article Contents

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return