• 中国精品科技期刊
  • CCF推荐A类中文期刊
  • 计算领域高质量科技期刊T1类
Advanced Search
Xue Rui, Miao Futao, Ye Xiaochun, Sun Ninghui, Xu Wenxing. High Throughput MicroBenchmark Research for Processor MicroArchitecture Evaluation[J]. Journal of Computer Research and Development, 2018, 55(7): 1569-1583. DOI: 10.7544/issn1000-1239.2018.20170053
Citation: Xue Rui, Miao Futao, Ye Xiaochun, Sun Ninghui, Xu Wenxing. High Throughput MicroBenchmark Research for Processor MicroArchitecture Evaluation[J]. Journal of Computer Research and Development, 2018, 55(7): 1569-1583. DOI: 10.7544/issn1000-1239.2018.20170053

High Throughput MicroBenchmark Research for Processor MicroArchitecture Evaluation

More Information
  • Benchmarks are important means to evaluate processor microarchitecture. The high-throughput application is a kind of application that focuses on throughput efficiency and contents a large number of loosely coupled small-scale jobs. The typical characteristics of high-throughput application are high throughput, hard real-time and high concurrency. The key target of processor microarchitecture design for high-throughput application is how to improve the throughput efficiency of operations. The design of high-throughput processor microarchitecture needs micro benchmark from high-throughput application as evaluation basis for designing high efficient processing architecture. While for now, existing benchmarks can not effectively and comprehensively evaluate the processor microarchitecture design for high-throughput application. In this paper, we propose a suit of new benchmarks—HTC-MicroBench—for the evaluation of designing the processor microarchitecture for high-throughput application. Firstly, we present a classification method for high-throughput applications based on the features of workloads. Secondly, according to the characteristics of high-throughput application, we present a parallelization model based on Pthread model to design and implement HTC-MicroBench. Furthermore, we evaluate HTC-MicroBench from many aspects, such as concurrency, data coupling and cache efficiency. Finally, we use HTC-MicroBench to evaluate the speedup of TILE-Gx and Xeon. The evaluation results show that HTC-MicroBench can effectively evaluate the processor microarchitecture design for high-throughput application.
  • Related Articles

    [1]Ma Zhaojia, Shao En, Di Zhanyuan, Ma Lixian. Porting and Parallel Optimization of Common Operators Based on Heterogeneous Programming Models[J]. Journal of Computer Research and Development, 2025, 62(4): 1017-1032. DOI: 10.7544/issn1000-1239.202330869
    [2]Wei Jia, Zhang Xingjun, Wang Longxiang, Zhao Mingqiang, Dong Xiaoshe. MC2 Energy Consumption Model for Massively Distributed Data Parallel Training of Deep Neural Network[J]. Journal of Computer Research and Development, 2024, 61(12): 2985-3004. DOI: 10.7544/issn1000-1239.202330164
    [3]Li Zhe, Li Zhanshan, Li Ying. A Constraint Network Model and Parallel Arc Consistency Algorithms Based on GPU[J]. Journal of Computer Research and Development, 2017, 54(3): 514-528. DOI: 10.7544/issn1000-1239.2017.20150912
    [4]Li Tao, Liu Xuechen, Zhang Shuai, Wang Kai, Yang Yulu. Parallel Support Vector Machine Training with Hybrid Programming Model[J]. Journal of Computer Research and Development, 2015, 52(5): 1098-1108. DOI: 10.7544/issn1000-1239.2015.20131492
    [5]Wang Zhuowei, Xu Xianbin, Zhao Wuqing, He Shuibing, Zhang Yuping. Parallel Acceleration and Performance Optimization for GRAPES Model Based on GPU[J]. Journal of Computer Research and Development, 2013, 50(2): 401-411.
    [6]Wang Bo, Shang Shifeng, Wu Yongwei, and Zheng Weimin. Parallel Task Building in Multicore System[J]. Journal of Computer Research and Development, 2012, 49(4): 818-825.
    [7]Hu Jun, Huang Houkuan, Gao Fang. A Parallel Coordinates-Based Measure Model and Its Applications[J]. Journal of Computer Research and Development, 2011, 48(2): 177-185.
    [8]Wang Zonghui, Xiong Hua, Jiang Xiaohong, and Shi Jiaoying. Research on Unified Object Model Supporting HLA-Based Simulation and Parallel Rendering[J]. Journal of Computer Research and Development, 2008, 45(2): 329-336.
    [9]Cui Huanqing and Wu Zhehui. Structural Properties of Parallel Program's Petri Net Model[J]. Journal of Computer Research and Development, 2007, 44(12): 2130-2135.
    [10]Chen Yongran, Qi Xingyun, and Dou Wenhua. A Performance Model of I/O-Intensive Parallel Applications[J]. Journal of Computer Research and Development, 2007, 44(4): 707-713.

Catalog

    Article views (1149) PDF downloads (396) Cited by()

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return