Test Generation at Switch Level for CMOS Circuits

This paper discusses the test generation of CMOS static combinational circuits at switch level. We extend the D-algorithm to the switch level and propose a robust test generation algorithm for detecting transistor stuck-open faults of CMOS circuits An experimental switch-level MOS test generation program MOSTEGX has been implemented on VAX 11/750.