• 中国精品科技期刊
  • CCF推荐A类中文期刊
  • 计算领域高质量科技期刊T1类
Advanced Search
He Yi, Ren Ju, Wen Mei, Yang Qianming, Wu Nan, Zhang Chunyuan, and Guo Min. Research on FPGA-Based Paging-Simulation Model for SIMD Architecture[J]. Journal of Computer Research and Development, 2011, 48(1): 9-18.
Citation: He Yi, Ren Ju, Wen Mei, Yang Qianming, Wu Nan, Zhang Chunyuan, and Guo Min. Research on FPGA-Based Paging-Simulation Model for SIMD Architecture[J]. Journal of Computer Research and Development, 2011, 48(1): 9-18.

Research on FPGA-Based Paging-Simulation Model for SIMD Architecture

More Information
  • Published Date: January 14, 2011
  • With the appearance of massively compute-intensive applications such as multimedia and complicated scientific computing, SIMD architecture has become a hotspot of research due to its intrinsic scalable data-parallel structure. The low simulating speed of software simulation brings lots of inconveniency in large scale SMID architecture research. FPGA-based simulation system is much faster, but the scale of the target system is often limited by the capacity of the FPGA chips. Using more FPGA chips or larger capacity FPGA chip may not only increase the complexity of design, but also increase the cost of research. In this paper, we propose a novel FPGA-based paging-simulation model for SIMD architecture, which can reduce the computing resource and memory resource consuming of the simulation system efficiently. On the basis of this model, large scale SIMD architectures can be simulated with limited FPGA resources. We build the simulation system of MASA on Altera StratixII series chip EP2S180. The experiment results show that without any simulation optimizing technology, the largest scale system can be implemented on EP2S180 is MASA of 8 clusters, while based on the paging-simulation model, the largest scale system can be implemented on EP2S180 with MASA of 256 clusters, and the increment of the simulation time is acceptable.
  • Related Articles

    [1]Huang Shuangqu, Xiang Bo, Bao Dan, Chen Yun, and Zeng Xiaoyang. VLSI Implementation of Multi-Standard LDPC Decoder Based on SIMD Architecture[J]. Journal of Computer Research and Development, 2010, 47(7): 1313-1320.
    [2]Xu Long, Deng Lei, Peng Xiaoming, Ji Xiangyang, Gao Wen. The VLSI Design of AVS Entropy Coder[J]. Journal of Computer Research and Development, 2009, 46(5): 881-888.
    [3]Luo Zuying, Pan Yuedou. Transistor-Level Methodology on Power Optimization for CMOS Circuits[J]. Journal of Computer Research and Development, 2008, 45(4): 734-740.
    [4]Li Qing, Deng Yunsong, Zeng Xiaoyang, and Gu Yehua. VLSI Design and Implementation of a High-Speed Viterbi Decoder[J]. Journal of Computer Research and Development, 2007, 44(12): 2143-2148.
    [5]Wen Dongxin, Yang Xiaozong, and Wang Ling. A High Level Synthesis Scheme and Its Realization for Low Power Design in VLSI[J]. Journal of Computer Research and Development, 2007, 44(7): 1259-1264.
    [6]Zhao Jia, Zeng Xiaoyang, Han Jun, Wang Jing, and Chen Jun. VLSI Implementation of an AES Algorithm Resistant to Differential Power Analysis Attack[J]. Journal of Computer Research and Development, 2007, 44(3).
    [7]Wu Min, Zeng Xiaoyang, Han Jun, Ma Yongxin, Wu Yongyi, and Zhang Guoquan. A Low Cost RSA Chip Design Based on CRT[J]. Journal of Computer Research and Development, 2006, 43(4): 639-645.
    [8]Lan Xuguang, Zheng Nanning, Xue Jianru, Wang Fei, and Liu Yuehu. Low-Power and High-Speed VLSI Architecture Design of 2-D DWT/IDWT[J]. Journal of Computer Research and Development, 2005, 42(11): 1889-1895.
    [9]He Weifeng, Mao Zhigang, Lü Zhiqiang, and Yin Haifeng. VLSI Design for Full-Search Block-Matching Full-Pel Motion Estimation Processor[J]. Journal of Computer Research and Development, 2005, 42(7): 1225-1230.
    [10]Li Tiejun, Shen Chengdong, and Li Sikun. A VLSI Architecture for PMVFAST Block-Based Motion Estimation Algorithm[J]. Journal of Computer Research and Development, 2005, 42(4): 537-543.

Catalog

    Article views (833) PDF downloads (653) Cited by()

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return