An Algorithm for Multi—level Logic Simulation Mixed at the Register-Transfer, Functional and Gate Level

This paper proposes an algorithm for multi-level logic simulation, which supports top-down hierarchical design verification. It is mixed at three levels of simulation: the register-transfer, functional and gate level, taking features of each level of simulation. Analyzing its effect, we can know that digital designers can verify their circuits more properly and efficiently by using this algorithm.