• 中国精品科技期刊
  • CCF推荐A类中文期刊
  • 计算领域高质量科技期刊T1类
Advanced Search
Wang Yuqing, Yang Qiusong, Li Mingshu. A Cache Replacement Policy Based on Instruction Flow Access Pattern Prediction[J]. Journal of Computer Research and Development, 2022, 59(1): 31-46. DOI: 10.7544/issn1000-1239.20200503
Citation: Wang Yuqing, Yang Qiusong, Li Mingshu. A Cache Replacement Policy Based on Instruction Flow Access Pattern Prediction[J]. Journal of Computer Research and Development, 2022, 59(1): 31-46. DOI: 10.7544/issn1000-1239.20200503

A Cache Replacement Policy Based on Instruction Flow Access Pattern Prediction

Funds: This work was supported by the National Science and Technology Major Projects of Hegaoji (2014ZX01029101-002) and the Strategic Priority Research
More Information
  • Published Date: December 31, 2021
  • Traditional cache replacement policies are mainly based on heuristics. In recent years, researchers have used prediction technologies to improve the performance of cache replacement. The application of prediction technologies is gradually becoming one research focus in cache replacement. Because the behaviors of loads and stores are complex, predicting these behaviors in caching systems is difficult with uncertainty. Some existing approaches have been proposed to resolve the problem with more and more complicated prediction algorithms. However, these methods cannot reduce uncertainty, and these methods cannot avoid the interference of out-of-order execution and cache prefetching at the same time. To solve these problems, we propose an approach to predict future memory reference, named IFAPP (instruction flow access pattern prediction). IFAPP recognizes loads and stores in programs based on the instructions flow predicted by branch prediction, and then IFAPP predicts the behavior of each of the loads and stores. IFAPP calculates reuse distance through predicted memory reference, and evicts the candidate with the largest reuse distance. IFAPP avoids the interference of out-of-order execution and cache prefetching. Besides, the objects of prediction are single loadstore behaviors which are easy to predict. Both of these alleviate the uncertainty of caching predictions. The evaluations prove that IFAPP reduces the cache misses by 3.2% compared with LRU in L1D. Compared with BRRIP and BIP, IFAPP reduces the cache misses by 12.3% and 14.4% in L1D.
  • Related Articles

    [1]Pan Decai, Mou Di, Shang Jiaxing, Liu Dajiang. Memory Partitioning Optimization of CGRA Using Access Pattern Morphing[J]. Journal of Computer Research and Development. DOI: 10.7544/issn1000-1239.202440079
    [2]Shu Yanjun, Zheng Xiangyu, Xu Chenghua, Huang Pei, Wang Yongqi, Zhou Fan, Zhang Zhan, Zuo Decheng. GCC Optimization for LoongArch Memory Accessing Instructions with Bound-Checking[J]. Journal of Computer Research and Development. DOI: 10.7544/issn1000-1239.202440100
    [3]Ou Yan, Feng Yujing, Li Wenming, Ye Xiaochun, Wang Da, Fan Dongrui. Optimum Research on Inner-Inst Memory Access Conflict for Dataflow Architecture[J]. Journal of Computer Research and Development, 2019, 56(12): 2720-2732. DOI: 10.7544/issn1000-1239.2019.20190115
    [4]Feng Xinyue, Yang Qiusong, Shi Lin, Wang Qing, Li Mingshu. Critical Memory Data Access Monitor Based on Dynamic Strategy Learning[J]. Journal of Computer Research and Development, 2019, 56(7): 1470-1487. DOI: 10.7544/issn1000-1239.2019.20180577
    [5]Xu Huang, Yu Zhiwen, Guo Bin, Wang Zhu. The Analysis and Prediction of Spatial-Temporal Talent Mobility Patterns[J]. Journal of Computer Research and Development, 2019, 56(7): 1408-1419. DOI: 10.7544/issn1000-1239.2019.20180674
    [6]Li Wenming, Ye Xiaochun, Wang Da, Zheng Fang, Li Hongliang, Lin Han, Fan Dongrui, Sun Ninghui. MACT: Discrete Memory Access Requests Batch Processing Mechanism for High-Throughput Many-Core Processor[J]. Journal of Computer Research and Development, 2015, 52(6): 1254-1265. DOI: 10.7544/issn1000-1239.2015.20150154
    [7]Wang Yizhuo, Zuo Qi, Ji Weixing, Wang Xiaojun, Shi Feng. Memory-Aware Incremental Mapping of Applications to MPSoC[J]. Journal of Computer Research and Development, 2015, 52(5): 1198-1209. DOI: 10.7544/issn1000-1239.2015.20131960
    [8]Chen Licheng, Cui Zehan, Bao Yungang, Chen Mingyu, Shen Linfeng, Liang Qi. An Approach for Monitoring Memory Address Traces with Functional Semantic Information[J]. Journal of Computer Research and Development, 2013, 50(5): 1100-1109.
    [9]Liu Lei, Huang He, Tang Zhimin. High Efficient Memory Race Recording Scheme for Parallel Program Deterministic Replay Under Multi-Core Architecture[J]. Journal of Computer Research and Development, 2012, 49(1): 64-75.
    [10]Tian Hangpei, Gao Deyuan, Fan Xiaoya, and Zhu Yian. Memory Request Queue of Multi-Core Multi-Threading Processor for Real-Time Stream Processing[J]. Journal of Computer Research and Development, 2009, 46(10): 1634-1641.
  • Cited by

    Periodical cited type(3)

    1. 尚晶 ,武智晖 ,肖智文 ,张逸飞 . Graph4Cache:一种用于缓存预取的图神经网络模型. 计算机研究与发展. 2024(08): 1945-1956 . 本站查看
    2. 魏雨桐,顾乃杰,黄章进,苏俊杰,齐东升. 基于重用距离的访存指令优化. 小型微型计算机系统. 2024(11): 2784-2789 .
    3. 陈自力. 基于边缘计算的Web缓存替换策略算法. 贵阳学院学报(自然科学版). 2023(02): 18-23 .

    Other cited types(8)

Catalog

    Article views (330) PDF downloads (363) Cited by(11)

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return