Citation: | Hu Xiao, Li Xi, and Gong Yuchang. High-Level Low-Power Synthesis of Real-Time Systems Using Time Petri Nets[J]. Journal of Computer Research and Development, 2006, 43(1): 176-184. |
[1] | Tang Jiawu, Zheng Long, Liao Xiaofei, Jin Hai. Effective High-Level Synthesis for High-Performance Graph Processing[J]. Journal of Computer Research and Development, 2021, 58(3): 467-478. DOI: 10.7544/issn1000-1239.2021.20190679 |
[2] | Zhou Hang, Huang Zhiqiu, Zhu Yi, Xia Liang, Liu Linyuan. Real-Time Systems Contact Checking and Resolution Based on Time Petri Net[J]. Journal of Computer Research and Development, 2012, 49(2): 413-420. |
[3] | Chen Yu, Li Renfa, Zhong Jun, and Liu Tao. A Reconfigurable System-on-Chip Design Methodology Based on Function-Level Programming Model[J]. Journal of Computer Research and Development, 2011, 48(9): 1748-1758. |
[4] | Hong Yi, Wang Zhaoqi, Zhu Dengming, Qiu Xianjie. Generation of Fire Animation Based on Level-Set[J]. Journal of Computer Research and Development, 2010, 47(11): 1849-1856. |
[5] | Zhou Hang, Huang Zhiqiu, Hu Jun, Zhu Yi. Real-Time System Resource Conflict Checking Based on Time Petri Nets[J]. Journal of Computer Research and Development, 2009, 46(9): 1578-1585. |
[6] | Yang Zhi, Ma Guangsheng, Zhang Shu. Equivalence Verification of High-Level Datapaths Based on Polynomial Symbolic Algebra[J]. Journal of Computer Research and Development, 2009, 46(3): 513-520. |
[7] | Cao Yafei, Wang Dawei, and Li Sikun. A Novel System-Level Communication Synthesis Methodology Containing Crossbar Bus and Shared Bus[J]. Journal of Computer Research and Development, 2008, 45(8): 1439-1445. |
[8] | Luo Zuying, Pan Yuedou. Transistor-Level Methodology on Power Optimization for CMOS Circuits[J]. Journal of Computer Research and Development, 2008, 45(4): 734-740. |
[9] | Tang Da, Li Ye. Model Analysis of Supply Chain System Based on Color Stochastic Petri Net[J]. Journal of Computer Research and Development, 2007, 44(10): 1782-1789. |
[10] | Wen Dongxin, Yang Xiaozong, and Wang Ling. A High Level Synthesis Scheme and Its Realization for Low Power Design in VLSI[J]. Journal of Computer Research and Development, 2007, 44(7): 1259-1264. |