VLSI Implementation of an AES Algorithm Resistant to Differential Power Analysis Attack

Zhao Jia, Zeng Xiaoyang, Han Jun, Wang Jing, and Chen Jun

Journal of Computer Research and Development > 2007 > 44(3): .

Zhao Jia, Zeng Xiaoyang, Han Jun, Wang Jing, and Chen Jun. VLSI Implementation of an AES Algorithm Resistant to Differential Power Analysis Attack[J]. Journal of Computer Research and Development, 2007, 44(3).

Citation:

PDF (410 KB)

VLSI Implementation of an AES Algorithm Resistant to Differential Power Analysis Attack

Zhao Jia, Zeng Xiaoyang, Han Jun, Wang Jing, and Chen Jun

(State Key Laboratory of Application Specific Integrated Circuits and System, Fudan University, Shanghai 200433)

More Information

Published Date: March 14, 2007

Graphical Abstract

Abstract

Abstract

Proposed in this paper is a low cost VLSI implementation of an AES algorithm resistant to DPA (differential power analysis) attack using masking. In order to minimize the influence of the modification on the hardware while enabling it to be resistant to DPA, methods such as altering calculation order, module reuse and composite field computation to reduce chip area and maintain its speed are employed. Using the HHNEC 0.25μm CMOS technology, area of the design is about 48(kilo) equivalent gates and its system frequency is up to 70MHz. The through put of the 128bit data encryption and decryption is as high as 380Mbps.
- power analysis,
- AES,
- masking,
- low cost

FullText(HTML)

References (0)

[1]	Li Song, Cao Wenqi, Hao Xiaohong, Zhang Liping, Hao Zhongxiao. Collective Spatial Keyword Query Based on Time-Distance Constrained and Cost Aware[J]. Journal of Computer Research and Development, 2025, 62(3): 808-819. DOI: 10.7544/issn1000-1239.202330815
[2]	Wei Junyu, Zhang Guangyan, Chen Junchao. Data-Pattern-Aware Low-Cost Cloud Log Storage Systems[J]. Journal of Computer Research and Development, 2023, 60(11): 2442-2452. DOI: 10.7544/issn1000-1239.202330178
[3]	Lu Min, Huang Yalou, Xie Maoqiang, Wang Yang, Liu Jie, Liao Zhen. Cost-Sensitive Listwise Ranking Approach[J]. Journal of Computer Research and Development, 2012, 49(8): 1738-1746.
[4]	Wang Weizheng, Kuang Jishun, You Zhiqiang, Liu Peng. A Low-Power and Low-Cost BIST Scheme Based on Capture in Turn of Sub-Scan Chains[J]. Journal of Computer Research and Development, 2012, 49(4): 864-872.
[5]	Xiao Fangxiong, Huang Zhiqiu, Cao Zining, Yuan Min, and Zhang Junhua. Describing and Cost Analyzing of Web Services Composition Using PPA[J]. Journal of Computer Research and Development, 2009, 46(5): 832-840.
[6]	Zhao Jia, Han Jun, Zeng Xiaoyang, and Han Lin. A Two-Dimensional Parity-Based Concurrent Error Detection Method for AES Against Differential Fault Attack and Its VLSI Implementation[J]. Journal of Computer Research and Development, 2009, 46(4): 593-601.
[7]	Tong Yuanman, Wang Zhiying, Dai Kui, and Lu Hongyi. A DPA and HO-DPA Resistant Implementation of AES[J]. Journal of Computer Research and Development, 2009, 46(3): 377-383.
[8]	Liu Zhenglin, Han Yu, Zou Xuecheng, and ChenYicheng. Power Analysis Attacks Against AES Based on Maximal Bias Signal[J]. Journal of Computer Research and Development, 2009, 46(3): 370-376.
[9]	He Xiaoyang and Wang Yasha. Model-Based Methods for Software Cost Estimation[J]. Journal of Computer Research and Development, 2006, 43(5): 777-783.
[10]	Wu Min, Zeng Xiaoyang, Han Jun, Ma Yongxin, Wu Yongyi, and Zhang Guoquan. A Low Cost RSA Chip Design Based on CRT[J]. Journal of Computer Research and Development, 2006, 43(4): 639-645.