Citation: | Lang Xianyu, Niu Beifang, Shen Bin, Lu Zhonghua, Chi Xuebin. The Optimization for Molecular 3D-Structure Comparison Method and Its Parallel Implementation of Vectors Deployment[J]. Journal of Computer Research and Development, 2005, 42(6): 1047-1052. |
[1] | Pei Songwen, Qian Yihuan, Ye Xiaochun, Liu Haikun, Kong Linghe. DRAM-Based Victim Cache for Page Migration Mechanism on Heterogeneous Main Memory[J]. Journal of Computer Research and Development, 2022, 59(3): 568-581. DOI: 10.7544/issn1000-1239.20210567 |
[2] | Miao Xinliang, Jiang Liehui, Chang Rui. Survey of Access-Driven Cache-Based Side Channel Attack[J]. Journal of Computer Research and Development, 2020, 57(4): 824-835. DOI: 10.7544/issn1000-1239.2020.20190581 |
[3] | Su Wen, Zhang Longbing, Gao Xiang, Su Menghao. A Cache Locking and Direct Cache Access Based Network Processing Optimization Method[J]. Journal of Computer Research and Development, 2014, 51(3): 681-690. |
[4] | Tang Yixuan, Wu Junmin, Chen Guoliang, Sui Xiufeng, Huang Jing. A Utility Based Cache Optimization Mechanism for Multi-Thread Workloads[J]. Journal of Computer Research and Development, 2013, 50(1): 170-180. |
[5] | Jia Yaocang, Wu Chenggang, Zhang Zhaoqing. Program’s Performance Profiling Optimization for Guiding Static Cache Partitioning[J]. Journal of Computer Research and Development, 2012, 49(1): 93-102. |
[6] | Wu Junjie, Yang Xuejun, Zeng Kun, Zhang Baida, Feng Quanyou, Liu Guanghui, and Tang Yuhua. DOOC: A Software/Hardware Co-managed Cache Architecture for Reducing Cache Thrashing[J]. Journal of Computer Research and Development, 2008, 45(12): 2020-2032. |
[7] | Zhou Hongwei, Zhang Chengyi, and Zhang Minxuan. A Method of Statistics-Based Cache Leakage Power Estimation[J]. Journal of Computer Research and Development, 2008, 45(2): 367-374. |
[8] | Ma Zhiqiang, Ji Zhenzhou, and Hu Mingzeng. A Low Power Data Cache Design Based on Very Narrow-Width Value[J]. Journal of Computer Research and Development, 2007, 44(5): 775-781. |
[9] | Zhou Xuehai, Yu Jie, Li Xi, and Wand Zhigang. Research on Reliability Evaluation of Cache Based on Instruction Behavior[J]. Journal of Computer Research and Development, 2007, 44(4): 553-559. |
[10] | Ma Zhiqiang, Ji Zhenzhou, and Hu Mingzeng. A Low-Power Instruction Cache Design Based on Record Buffer[J]. Journal of Computer Research and Development, 2006, 43(4): 744-751. |