• 中国精品科技期刊
  • CCF推荐A类中文期刊
  • 计算领域高质量科技期刊T1类
Advanced Search
Tang Wen, Zhang Chunming, Tan Guangming, Zhang Peiheng, Sun Ninghui. A Customized Coprocessor Acceleration of Genome Re-Sequencing[J]. Journal of Computer Research and Development, 2014, 51(9): 1980-1992. DOI: 10.7544/issn1000-1239.2014.20130987
Citation: Tang Wen, Zhang Chunming, Tan Guangming, Zhang Peiheng, Sun Ninghui. A Customized Coprocessor Acceleration of Genome Re-Sequencing[J]. Journal of Computer Research and Development, 2014, 51(9): 1980-1992. DOI: 10.7544/issn1000-1239.2014.20130987

A Customized Coprocessor Acceleration of Genome Re-Sequencing

More Information
  • Published Date: August 31, 2014
  • Since January 2008 when the next-generation DNA sequencing platforms were developed, the sequencing throughput has been significantly improved. However, this technology has been challenged by the large amount of sequencing data which grows dramatically even over the Moore's Law. As an emerging data-intensive workload, the high-throughput re-sequencing tools like Hash-based programs shows different characteristics from traditional computational applications. Both low arithmetic intensity and irregular memory access pattern are major sources of inefficiency on commodity multi-core platforms. In this paper, we propose co-processor architecture for accelerating a short reads mapping algorithm. The complete mapping flow in one processing element (PE) is integrated to an exclusive memory port to improve the parallel performance. This proposed architecture is then implemented on a Convey HC-1ex reconfigurable computer. The design includes 64 parallel PEs on 4 Xilinx Virtex-6 LX760 that operate at 150MHz. Compared with an Intel Xeon 8-cores CPU, the speedup achieves 28.5 times, and the average memory read bandwidth achieves 22.59GBps. Therefore, this proposed design can potentially supply a solution to the large-amount data challenge and be applied in high throughput re-sequencing.
  • Related Articles

    [1]Ma Zhaojia, Shao En, Di Zhanyuan, Ma Lixian. Porting and Parallel Optimization of Common Operators Based on Heterogeneous Programming Models[J]. Journal of Computer Research and Development. DOI: 10.7544/issn1000-1239.202330869
    [2]Li Zeyu, Wang Quan, Yang Pengfei, Xu Zhiwei, Liang Jinpeng, Gao Ge. FPGA Fault Tolerance Based on Dynamic Self-Adaptive Redundancy[J]. Journal of Computer Research and Development, 2022, 59(7): 1428-1438. DOI: 10.7544/issn1000-1239.20210181
    [3]Li Xiaobo, Tang Zhimin, Li Wen. FPGA Verification for Heterogeneous Multi-Core Processor[J]. Journal of Computer Research and Development, 2021, 58(12): 2684-2695. DOI: 10.7544/issn1000-1239.2021.20200289
    [4]Xu Kunhao, Nie Tiezheng, Shen Derong, Kou Yue, Yu Ge. Parallel String Similarity Join Approach Based on CPU-GPU Heterogeneous Architecture[J]. Journal of Computer Research and Development, 2021, 58(3): 598-608. DOI: 10.7544/issn1000-1239.2021.20190567
    [5]Cheng Peng, Lu Yutong, Gao Tao, Wang Chenxu. Extending Global Arrays on Heterogeneous System[J]. Journal of Computer Research and Development, 2017, 54(4): 804-812. DOI: 10.7544/issn1000-1239.2017.20151059
    [6]Ma Jiuyue, Yu Zihao, Bao Yungang, Sun Ninghui. A Programmable Data Plane Design in Computer Architecture[J]. Journal of Computer Research and Development, 2017, 54(1): 123-133. DOI: 10.7544/issn1000-1239.2017.20160102
    [7]Wang Yueqing, Dou Yong, Lü Qi, Li Baofeng, Li Teng. DLPF: A Parallel Deep Learning Programming Framework Based on Heterogeneous Architecture[J]. Journal of Computer Research and Development, 2016, 53(6): 1202-1210. DOI: 10.7544/issn1000-1239.2016.20150147
    [8]Fang Yuejian, Shen Qingni, Wu Zhonghai. A Parallel Architecture for FPGA Based Hyperelliptic Curve Cryptoprocessor[J]. Journal of Computer Research and Development, 2013, 50(11): 2383-2388.
    [9]He Yi, Ren Ju, Wen Mei, Yang Qianming, Wu Nan, Zhang Chunyuan, and Guo Min. Research on FPGA-Based Paging-Simulation Model for SIMD Architecture[J]. Journal of Computer Research and Development, 2011, 48(1): 9-18.
    [10]Li Zusong, Xu Xianchao, Hu Weiwu, Tang Zhimin. Research on Simultaneous Multi-Microthreading Architecture[J]. Journal of Computer Research and Development, 2007, 44(5): 768-774.

Catalog

    Article views (1130) PDF downloads (580) Cited by()

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return