[1] | Wang Duo, Liu Jinglei, Yan Mingyu, Teng Yihan, Han Dengke, Ye Xiaochun, Fan Dongrui. Acceleration Methods for Processor Microarchitecture Design Space Exploration: A Survey[J]. Journal of Computer Research and Development, 2025, 62(1): 22-57. DOI: 10.7544/issn1000-1239.202330348 |
[2] | Wang Kaifan, Xu Yinan, Yu Zihao, Tang Dan, Chen Guokai, Chen Xi, Gou Lingrui, Hu Xuan, Jin Yue, Li Qianruo, Li Xin, Lin Jiawei, Liu Tong, Liu Zhigang, Wang Huaqiang, Wang Huizhe, Zhang Chuanqi, Zhang Fawang, Zhang Linjuan, Zhang Zifei, Zhang Ziyue, Zhao Yangyang, Zhou Yaoyang, Zou Jiangrui, Cai Ye, Huan Dandan, Li Zusong, Zhao Jiye, He Wei, Sun Ninghui, Bao Yungang. XiangShan Open-Source High Performance RISC-V Processor Design and Implementation[J]. Journal of Computer Research and Development, 2023, 60(3): 476-493. DOI: 10.7544/issn1000-1239.202221036 |
[3] | Zhang Qianlong, Hou Rui, Yang Sibo, Zhao Boyan, Zhang Lixin. The Role of Architecture Simulators in the Process of CPU Design[J]. Journal of Computer Research and Development, 2019, 56(12): 2702-2719. DOI: 10.7544/issn1000-1239.2019.20190044 |
[4] | Yu Zihao, Liu Zhigang, Li Yiwei, Huang Bowen, Wang Sa, Sun Ninghui, Bao Yungang. Practice of Chip Agile Development: Labeled RISC-V[J]. Journal of Computer Research and Development, 2019, 56(1): 35-48. DOI: 10.7544/issn1000-1239.2019.20180771 |
[5] | Zhuo Xinxin, Bai Xiaoying, Xu Jing, Li Enpeng, Liu Yu, Kang Jiehui, Song Wenli. A Tool for Automatic Service Interface Testing[J]. Journal of Computer Research and Development, 2018, 55(2): 358-376. DOI: 10.7544/issn1000-1239.2018.20160721 |
[6] | Li Gongli, Dai Zibin, Xu Jinhui, Wang Shoucheng, Zhu Yufei, Feng Xiao. Design of Block Cipher Processor Based on Stream Architecture[J]. Journal of Computer Research and Development, 2017, 54(12): 2833-2842. DOI: 10.7544/issn1000-1239.2017.20160670 |
[7] | Chen Long, Ye Wei, Zhang Shikun. Onboard: A Data-Driven Agile Software Development Collaboration Tool[J]. Journal of Computer Research and Development, 2016, 53(12): 2753-2767. DOI: 10.7544/issn1000-1239.2016.20160625 |
[8] | Wang Yourui, Shi Wei, Wang Zhiying, Lu Hongyi, and Su Bo. A Novel Flow for Asynchronous Circuit Design Using Synchronous EDA Tools[J]. Journal of Computer Research and Development, 2012, 49(9): 2027-2035. |
[9] | Li Tao, Zhang Xiaoming, and Sun Zhigang. Coarse-Grained Dataflow Network Processor:Architecture and Prototype Design[J]. Journal of Computer Research and Development, 2009, 46(8): 1278-1284. |
[10] | Hu Yu, Han Yinhe, Li Xiaowei. Design-for-Testability and Test Technologies for System-on-a-Chip[J]. Journal of Computer Research and Development, 2005, 42(1): 153-162. |